Publication Details

Functional Equivalence Checking for Evolution of Complex Digital Circuits

SEKANINA Lukáš and VAŠÍČEK Zdeněk. Functional Equivalence Checking for Evolution of Complex Digital Circuits. Evolvable Hardware - From Practice to Application. Berlin: Springer Verlag, 2015, pp. 175-189. ISBN 978-3-662-44615-7.
Czech title
Ověřování funkční ekvivalence pro evoluční návrh složitých číslicových obvodů
Type
book chapter
Language
english
Authors
Sekanina Lukáš, prof. Ing., Ph.D. (DCSY FIT BUT)
Vašíček Zdeněk, doc. Ing., Ph.D. (DCSY FIT BUT)
Keywords

digital circuit, evolutionary algorithm, SAT problem, equivalence checking

Abstract

This book chapter deals with the functional equivalence checking methods that were utilized in evolution of complex digital circuits. It is one of 14 chapters included into a new book on evolvable hardware edited by Martin Trefzer and Andy M. Tyrrell of University of York, UK.

Published
2015
Pages
175-189
Book
Evolvable Hardware - From Practice to Application
ISBN
978-3-662-44615-7
Publisher
Springer Verlag
Place
Berlin, DE
DOI
10.1007/978-3-662-44616-4
EID Scopus
2-s2.0-84956524752
BibTeX 
@INBOOK{FITPUB10396,
   author = "Luk\'{a}\v{s} Sekanina and Zden\v{e}k Va\v{s}\'{i}\v{c}ek",
   title = "Functional Equivalence Checking for Evolution of Complex Digital Circuits",
   pages = "175--189",
   booktitle = "Evolvable Hardware - From Practice to Application",
   year = 2015,
   location = "Berlin, DE",
   publisher = "Springer Verlag",
   ISBN = "978-3-662-44615-7",
   doi = "10.1007/978-3-662-44616-4",
   language = "english",
   url = "https://www.fit.vut.cz/research/publication/10396"
}
Back to top