Publication Details

Towards Formal Relaxed Equivalence Checking in Approximate Computing Methodology

HOLÍK Lukáš, LENGÁL Ondřej, ROGALEWICZ Adam, SEKANINA Lukáš, VAŠÍČEK Zdeněk and VOJNAR Tomáš. Towards Formal Relaxed Equivalence Checking in Approximate Computing Methodology. In: 2nd Workshop on Approximate Computing (WAPCO 2016). Prague, 2016, pp. 1-6. Available from: http://wapco.inf.uth.gr/index.html
Type
conference paper
Language
english
Authors
Holík Lukáš, doc. Mgr., Ph.D. (DITS FIT BUT)
Lengál Ondřej, Ing., Ph.D. (DITS FIT BUT)
Rogalewicz Adam, doc. Mgr., Ph.D. (DITS FIT BUT)
Sekanina Lukáš, prof. Ing., Ph.D. (DCSY FIT BUT)
Vašíček Zdeněk, doc. Ing., Ph.D. (DCSY FIT BUT)
Vojnar Tomáš, prof. Ing., Ph.D. (DITS FIT BUT)
URL
Abstract
Most design automation methods developed for approximate computing evaluate candidate solutions by applying a set of input vectors and measuring the error of the output vectors with respect to an exact solution. This approach is not, however, applicable when approximating complex combinational or sequential circuits since the error is not computed precisely enough. This paper surveys various methods of formal verification that could be extended for purposes of determining the error of approximation more precisely and formulates this task through a notion of formal relaxed equivalence checking.
Published
2016
Pages
1-6
Proceedings
2nd Workshop on Approximate Computing (WAPCO 2016)
Conference
HiPEAC 2016, Praha, CZ
Place
Prague
BibTeX 
@INPROCEEDINGS{FITPUB11008,
   author = "Luk\'{a}\v{s} Hol\'{i}k and Ond\v{r}ej Leng\'{a}l and Adam Rogalewicz and Luk\'{a}\v{s} Sekanina and Zden\v{e}k Va\v{s}\'{i}\v{c}ek and Tom\'{a}\v{s} Vojnar",
   title = "Towards Formal Relaxed Equivalence Checking in Approximate Computing Methodology",
   pages = "1--6",
   booktitle = "2nd Workshop on Approximate Computing (WAPCO 2016)",
   year = 2016,
   location = "Prague, ",
   language = "english",
   url = "https://www.fit.vut.cz/research/publication/11008"
}
Files
Back to top