Publication Details

Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput

CABAL Jakub, BENÁČEK Pavel, KEKELY Lukáš, KEKELY Michal, PUŠ Viktor and KOŘENEK Jan. Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput. In: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. New York: Association for Computing Machinery, 2018, pp. 249-258. ISBN 978-1-4503-5614-5.
Czech title
Konfigurovatelný FPGA analyzátor paketů pro terabitové sítě s garancí plné propustnosti na rychlosti linky
Type
conference paper
Language
english
Authors
Cabal Jakub, Ing. (CESNET)
Benáček Pavel, Ing. (CESNET)
Kekely Lukáš, Ing., Ph.D. (DCSY FIT BUT)
Kekely Michal, Ing. (DCSY FIT BUT)
Puš Viktor, Ing., Ph.D. (CESNET)
Kořenek Jan, doc. Ing., Ph.D. (DCSY FIT BUT)
Keywords

packet parser, HLS, P4, Ethernet, high-speed networks, VHDL

Abstract

As throughput of computer networks is on a constant rise, there is a need for ever-faster packet parsing modules at all points of the networking infrastructure. Parsing is a crucial operation which has an influence on the final throughput of a network device. Moreover, this operation must precede any kind of further traffic processing like filtering/classification, deep packet inspection, and so on. This paper presents a parser architecture which is capable to currently scale up to a terabit throughput in a single FPGA, while the overall processing speed is sustained even on the shortest frame lengths and for an arbitrary number of supported protocols. The architecture of our parser can be also automatically generated from a high-level description of a protocol stack in the P4 language which makes the rapid deployment of new protocols considerably easier. The results presented in the paper confirm that our automatically generated parsers are capable of reaching an effective throughput of over 1 Tbps (or more than 2000 Mpps) on the Xilinx UltraScale+ FPGAs and around 800 Gbps (or more than 1200 Mpps) on their previous generation Virtex-7 FPGAs.

Published
2018
Pages
249-258
Proceedings
Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
Conference
26th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, California, US
ISBN
978-1-4503-5614-5
Publisher
Association for Computing Machinery
Place
New York, US
DOI
10.1145/3174243.3174250
UT WoS
000788508500027
EID Scopus
2-s2.0-85052762266
BibTeX 
@INPROCEEDINGS{FITPUB11674,
   author = "Jakub Cabal and Pavel Ben\'{a}\v{c}ek and Luk\'{a}\v{s} Kekely and Michal Kekely and Viktor Pu\v{s} and Jan Ko\v{r}enek",
   title = "Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput",
   pages = "249--258",
   booktitle = "Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",
   year = 2018,
   location = "New York, US",
   publisher = "Association for Computing Machinery",
   ISBN = "978-1-4503-5614-5",
   doi = "10.1145/3174243.3174250",
   language = "english",
   url = "https://www.fit.vut.cz/research/publication/11674"
}
Back to top