Publication Details
Nested Loops Degree Impact on RTL Digital Circuit Testability
Testability, feedback loop, directed graph, ordered set, graph algorithm
The existence of loops in a circuit structure causes problems in both test generation and application. Thus, the problem of identifying loops becomes an important task during testability analysis or, later, e.g., during allocation-for testability process. When nested loops occur in the circuit, it is necessary to accurately determine the most nested one to improve circuit testability significantly, with minimal design cost. This paper deals with the problem of identifying nested loops including their nesting degree in the register-transfer level (RTL) digital circuit structure as well as with the impact of such loops on the circuit testability.
@INPROCEEDINGS{FITPUB7135,
author = "Josef Strnadel",
title = "Nested Loops Degree Impact on RTL Digital Circuit Testability",
pages = "202--207",
booktitle = "Programmable Devices and Systems",
year = 2003,
location = "Oxford, GB",
publisher = "Elsevier Science",
ISBN = "0-08-044130-0",
language = "english",
url = "https://www.fit.vut.cz/research/publication/7135"
}