Publication Details
Design of Arbiters and Allocators Based on Multi-Terminal BDDs
Multi-Terminal BDDs, LUT cascades, iterative disjunctive decomposition, arbiter circuits, allocators.
Assigning one (more) shared resource(s) to several requesters is a function of arbiters (allocators). This class of decision-making modules can be implemented in a number of ways, from hardware to firmware to software. The paper presents a new computer-aided technique that can produce representations of arbiters/allocators in a form of a Multi-Terminal Binary Decision Diagram (MTBDD) with close to minimum cost and width. This diagram can then serve as a prototype for a cascade of multiple-output look-up tables (LUTs) that implements the given function, or for efficient firmware implementation. The technique makes use of iterative decomposition of integer functions of Boolean variables and a variable-ordering heuristic to order variables. The LUT cascades lead directly to the pipelined design, simplify wiring and testing and can compete with the traditional FPGA design in performance and with PLA design in chip area.
@ARTICLE{FITPUB9348,
author = "V\'{a}clav Dvo\v{r}\'{a}k and Petr Miku\v{s}ek",
title = "Design of Arbiters and Allocators Based on Multi-Terminal BDDs",
pages = "1826--1852",
journal = "Journal of Universal Computer Science",
volume = 16,
number = 14,
year = 2010,
ISSN = "0948-6968",
language = "english",
url = "https://www.fit.vut.cz/research/publication/9348"
}