Publication Details
HLS-based Fault Tolerance Approach for SRAM-based FPGAs
Podivínský Jakub, Ing., Ph.D. (UFYZ)
Krčma Martin, Ing., Ph.D. (UFYZ)
Kotásek Zdeněk, doc. Ing., CSc.
High Level Synthesis
CatapultC
Fault Tolerance
Robot Controller
This paperpresents an approach to fault-tolerant systems design and synthesis based onHigh-level Synthesis (HLS). A description and evaluation of the impacts of HLS optimizationmethods are shown as well. The higher reliability is achieved through modificationof input description in the C++ programming language on which the HLS synthesistools are based on. Our work targets SRAM-based FPGAs, which are prone toSingle Event Upsets (SEUs). For the evaluation of impacts of HLS optimizationmethods we use our evaluation platform, which allows us to test fault toleranceproperties of the Design Under Test (DUT). The evaluation platform is based onfunctional verification combined with fault injection.
@inproceedings{BUT131020,
author="Jakub {Lojda} and Jakub {Podivínský} and Martin {Krčma} and Zdeněk {Kotásek}",
title="HLS-based Fault Tolerance Approach for SRAM-based FPGAs",
booktitle="Proceedings of the 2016 International Conference on Field Programmable Technology",
year="2016",
pages="301--302",
publisher="IEEE Computer Society",
address="Xi'an",
doi="10.1109/FPT.2016.7929561",
isbn="978-1-5090-5602-6",
url="https://www.fit.vut.cz/research/publication/11275/"
}